



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/769,488	01/29/2004	Shougo Imada	51879/DBP/A400	8744
23363	7590	05/28/2008	EXAMINER	
CHRISTIE, PARKER & HALE, LLP			CRAIG, DWIN M	
PO BOX 7068			ART UNIT	PAPER NUMBER
PASADENA, CA 91109-7068			2123	
MAIL DATE		DELIVERY MODE		
05/28/2008		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/769,488	<b>Applicant(s)</b> IMADA ET AL.
	<b>Examiner</b> DWIN M. CRAIG	<b>Art Unit</b> 2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 04 April 2008.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-24 and 26-29 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-24 and 26-29 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-166/08)  
Paper No(s)/Mail Date 4/4/2008

4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

### **DETAILED ACTION**

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/4/2008 has been entered.

1. Claims 1-24 have been presented for reconsideration based on Applicants' amended claim language and arguments, Claims 26-29 have been presented for Examination.

#### *Response to Arguments*

2. Applicants' arguments presented in the 4/4/2008 responses have been fully considered; the Examiner's response is as follows:

**2.1** The Examiner thanks the Applicants' for amending claim 16 and hereby withdraws the objection to the same.

**2.2** As regards Applicants' response to the 35 U.S.C. 102(b) rejection of claims 1, 2 and 25 on page 11 of the 4/4/2008 responses Applicants' argued:

*"Vasilko fails to teach or suggest the claimed "interface board." Vasilko's disclosure in section 3.2 of the interconnections between the FPGAs at most teaches a primary bus section and a second bus section connected via fast transceivers. However, Vasilko's busses and transceivers are not the claimed "port assignment conversion board, a plurality of standard circuits, and a plurality of facility boards." Accordingly, claim 1 is now in condition for allowance."*

The Examiner has found that argument to be persuasive and hereby withdraws the previously applied 35 U.S.C. 102(b) rejections of claims 1-25. Further and in regards to claim 25, the previously applied prior art rejection is moot in view of Applicants' cancelling claim 25.

**2.3 An updated search has revealed new art.**

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later

invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-3 and 26-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over “RIFLE-62: a flexible environment for prototyping dynamically reconfigurable systems” by Milan Vasilko and David Long hereafter referred to as Vasilko in view of U.S. Patent 5,943,490 to Sample.

3.1 Regarding claim 1, Vasilko teaches, *a logic development system using an external microcontroller which replaces a built-in microcomputer incorporated in an existing electronic control unit* (Figure 1 and the descriptive text more specifically, in the section entitled “2. XC6200-based prototyping environments”, “All of the above XC6200 boards were built primarily for reconfigurable computing applications...”),

*comprising: a motherboard an application block and a first communication block;* (Figure 1 and Figure 2 more specifically example “(d) microprocessor accelerator” and further Figure(s) 3 & 4 the descriptive text in the sections labeled, “5. Software environment” and “6. Prototyping design flow”)

*a core board including one or more devices which simulate, by software, peripheral devices of the built-in microcomputer so as to execute an input or output process, the core board further including a computing block and a second communication block, a peripheral component interconnect (PCI) bus coupling said mother board and said core board* (Figure(s) 3 & 4 the descriptive text in the sections labeled, “5. Software environment” and “6. Prototyping design flow” more specifically the text, “We aimed to provide PCI interface compatibility between

RIFLE-62 and XC6200DS[5] to facilitate reuse of available designs...” and Figure 1 under the block labeled XC4013E note the block labeled “32-bit PCI interface”),

*and a first communication block, and that is connected to said center block over a bus; (Figure 1 under the block labeled XC4013E note the block labeled “32-bit PCI interface”),*

*an interface circuit board including circuits associated with hardware of said electronic control unit, wherein the interface board coupled to said electronic control unit, wherein the interface board is coupled to said one or more devices via a harness, wherein; (see the section entitled “3.2 Interconnections” and further the descriptive text which teaches, “Both address and data busses are split into primary and secondary sections which are connected via fast transceivers, The transceivers also isolate external interface (microprocessor and demo board) signals from the primary busses...” see the microprocessor interface in the Figure 1 block diagram here is clearly disclose the method of interfacing the “center block” as being the “microprocessor interface” when connected to a microprocessor like an intel I960 as disclosed in the descriptive text, see the section which discloses, “2. XC6200-based prototyping environments ...connected in a mesh, on-board i960 processor...”)*

*said first communication block included in said motherboard and each of said one or more devices included in said core board are coupled to each other over said PCU bus (see Figure 1 “Block diagram of the RIFLE-62 experimental board” see the block labeled XC4013E which discloses a 32-bit PCI interface also see Figure 2 “RIFLE-62 board configurations” see the example “(d) microprocessor accelerator” and “(a) custom co-processor” note the PCI interface),*

*and said communication block included in said motherboard and each of said one or more devices transfer data to or from each other over said PCI bus, (in Figure 1 note the*

descriptive text see the section entitled “3.2 Interconnections” and further the descriptive text which teaches, “Both address and data busses are split into *primary* and *secondary* sections which are connected via fast transceivers, The transceivers also isolate external interface (microprocessor and demo board) signals from the primary busses...”).

Further and in regards to the claimed “first communication block” Applicants’ have argued that this communications block is a PCI bridge/bus controller, *see arguments page 11 of the 8-10-2007 responses*. PCI bridge/bus controllers are well known in the computer architecture art, see U.S. Patent 5,935,223 Figure 1 inside item # 13 “VL-PCI BRIDGE”.

However, *Vasilko* does not expressly disclose, *an interface board including a port assignment conversion board, a plurality of standard circuits, and a plurality of facility boards which are associated with hardware of said electronic control unit, said standard circuits and facility boards being selectable by said port assignment conversion board, and said port assignment conversion board being coupled to said core board via a harness,*

*Sample* clearly teaches, *an interface board including a port assignment conversion board, (Figure 13, the mux board item 400, see also Col. 15 lines 63-67 and Col. 16 lines 1-29) a plurality of standard circuits, (Figure 13 items 200 and 300 and Col. 16 lines 30-60) and a plurality of facility boards which are associated with hardware of said electronic control unit, (Figure 13 items 200 and 300 and Col. 16 lines 30-60) said standard circuits and facility boards being selectable by said port assignment conversion board, and said port assignment conversion board being coupled to said core board via a harness* (Figure 13, the backplane Item 800 is functionally equivalent to a *harness* *see also Col. 16 lines 30-60*).

*Vasilko* and *Sample* are analogous art because they both come from the same problem solving area of programmable systems for logic development.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to have used the port assignment conversion board teachings of *Sample* with the logic development systems of *Vasilko*.

The motivation for doing so would have been, to reduce power consumption and further to increase the speed with which logic development systems operate, see *Sample* Col. 10 lines 39-67 and Col. 11 lines 1-37.

Therefore, it would have been obvious to combine *Sample* with *Vasilko* to obtain the invention as specified in claims 1-3 and 26-28.

**3.2** Regarding the rejection of claim 2 see the rejection of independent claim 1 above.

**3.3** Regarding claim 3, *Vasilko* does not expressly disclose, wherein: a virtual memory device is interposed between said communication facility included in said motherboard and said PCI bus; and when transfer data is temporarily recorded in said virtual memory device at the timing of receiving or transmitting data, said virtual memory device behaves like a memory device included in an built-in microcomputer.

However, *Vasilko* does disclose the use of FPGA chips to implement a PCI bus communications system, which must also provide for the various control, data and address registers needed to support a PCI data bus.

Therefore, it would have been obvious to an artisan of ordinary skill, at the time the invention was made to have *Virtual Registers* in the programmed FPGA's as disclosed in *Vasilko* because otherwise the PCI functionality would not be operable.

**3.4** As regards claim 26, *Vasilko* does not expressly disclose, *wherein the motherboard includes a first central processing unit and the core board includes a second processing unit.*

However, *Sample* clearly teaches the *core board* has a CPU and a second CPU on another *core board* (Figure 20 Items 700 and 206).

**3.5** As regards claim 27, *Vasilko* does not expressly disclose, *wherein each of the plurality of facility boards includes a microcomputer for transferring data to and from the one or more devices,* However, *Sample* teaches (Figure 20 Items 700 and 206).

**3.6** As regards claim 28, *Vasilko* teaches PCI, Figure 1 “Block diagram of the RIFLE-62 experimental board” see the block labeled XC4013E which discloses a 32-bit PCI interface which supports DMA data transfers as claimed expressly in claim 28, this method of data dtransfer is known as Block Transfer DMA or Scatter/gather DMA.

**4.** Claims 4-8 are rejected under 35 U.S.C. 103(a) as being unpatentable *Vasilko* in view of *Sample* as applied to claims 1-3 for the reasons above and in further view of U.S. Patent 6,356,823 to Iannotti.

*Vasilko* as modified by *Sample* teaches a logic development system as specified in claims 1-4 for the reasons above in that their combined teaching lacks,

*(claim 4) wherein: an object on which said application block acts is a vehicle; said logic development system includes an ignition switch; and when said logic development system is interlocked with an on or off state of said ignition switch, control software for said vehicle is initiated or terminated in the same manner as control software residing in said electronic control unit.*

*(claim 5) wherein: said circuits that are included in said interface board and associated with the hardware of said electronic control unit include at least one facility circuit in which a microcomputer is incorporated;*

*(claim 6) wherein said facility circuit includes a power circuit that is actuated with the on state of said ignition switch, and a logic circuit which actuates the microcomputer in the facility circuit when both a signal sent from said power circuit and a signal sent from said mother board become valid, actuates said microcomputer,*

*(claim 7) wherein: when said ignition switch is turned off, data that should be held is stored in either of a memory included in an external storage device coupled to said logic development system or a memory included in said logic development system; when said ignition switch is turned on, data that should be held is read from said external storage device and restored; and the same capability as the capability of a backup memory is thus realized for said logic development system,*

*(claim 8) wherein initial values to ports are set within an initialization routine which is executed on said mother board when said ignition switch is turned on after the power supply of said logic development system is turned on.*

However, Iannotti teaches, (claim 4) a core module card (Figure 2 item # 36) being controlled by an ignition switch (Figure 2 item # 86, note the label “ignition switch”, see also all of Figure 8a item # 52 and the descriptive text), (claim 5) said facility circuit is not actuated with the on state of said ignition switch but is actuated synchronously with the timing of starting up the center block (Col. 6 lines 41-46 more specifically, “...include the ability to offer a quick boot-up time, needed to prevent loss of data...” and Col. 7 lines 40-65) (claim 6) (Col. 6 lines 41-46 more

specifically, "...*include the ability to offer a quick boot-up time, needed to prevent loss of data...*" and Col. 7 lines 40-65), (claim 7) Figure 2 item # 74 and more specifically, Col. 7 lines 17-39 and Col. 8 lines 49-58 and Col. 7 lines 55-57, (claim 8) during initialization the different modules are configured including the communications ports see Figure 16 item # 468 and the descriptive text and more specifically, Col. 3 lines 43-67 and Col. 4 lines 1-23 and Col. 15 lines 1-3 more specifically, "In method path **initiated** by block **370** the user enters parameter information for analog or extra-network device data..." the system in Iannotti discloses the use of an RTOS or (Real Time Operating System) see Col. 6 lines 23-59, it would be obvious to have the *ports* i.e. the communications elements of the system of Iannotti to be initialized as in the initialization of a UART, etc...therefore Iannotti substantially teaches the obvious port initialization as expressly claimed.

Vasilko and *Sample* and Iannotti are analogous art because they are both from the same problem solving area of embedded micro-controller based systems.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to have used the embedded system development teachings of Vasilko and Sample with the vehicle monitoring and recording methods of Iannotti.

The motivation for doing so would have been to provide a method of data monitoring and recording as required by current regulatory requirements (see Iannotti Col. 5 lines 25-33).

5. Claims 9-19, 22-24 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Vasilko* in view of *Sample* and in further view of U.S. Patent 5,864,712 to Carmichael.

*Vasilko* as modified by *Sample* teaches a logic development system as specified in claims 1-4 for the reasons above in that their combined teaching lacks,

*(claim 9) wherein said PCI bus contains a one-channel interrupt signal line over which an interrupt request is issued from said core board to said mother board; when said interrupt signal line is activated by said core board, said application facility included in said mother board accepts an interrupt request; and after the interrupt request is accepted, said interrupt signal line is inactivated,*

*(claim 10) wherein when interrupt handling is terminated, said application facility included in said mother board checks if said interrupt signal line is inactive,*

*(claim 11) wherein when interrupt handling is terminated, if said interrupt signal line is active, said application facility included in said mother board inactivates said interrupt signal line,*

*(claim 12) wherein: said computing facility included in said core board includes a facility for temporarily fetching data; when a large amount of data is transferred between said mother board and each of said one or more devices included in said core board, the large amount of data is transferred in a burst mode between said mother board and said computing block, and transferred in a non-burst mode between said computing facility and each of said one or more devices,*

*(claim 13) wherein after said application facility included in said mother board accepts an interrupt request, said application facility acquires interrupt flags from each of said one or more devices over said PCI bus; after said application facility acquires interrupt flags, said application facility clears the interrupt flags present in each of said one or more devices,*

(claim 14) *wherein after said application facility included in said mother board acquires interrupt flags, said application facility executes a process associated with each of acquired interrupt flags,*

(claim 15) *after said application block included in said mother board accepts an interrupt request, said application facility acquires a plurality of interrupt flags from each of said core board over said PCI bus; said application facility selects one interrupt flag assigned a high priority, and executes a process associated with the interrupt flag; and after the process is completed, said application block clears a process completion interrupt flag present in each of said one or more devices,*

(claim 16) *wherein after said application facility selects one interrupt flag assigned a high priority, and executes a process associated with the interrupt flag, said application facility re-acquires a plurality of interrupt flags from each of said one or more devices over said "PCI" bus,*

(claim 17) *wherein said interrupt flags are concurrently stored at successive addresses in one of registers included in each of said one or more devices,*

(claim 18) *wherein: a plurality of core boards is included; interrupt flags representing interrupts caused by each of a plurality of resources that are included in each of said core boards are stored in a register included in each of said core boards; the interrupt flags representing interrupts caused by each of the resources included in the first core board are stored in the register included in the first core board; and an extension interrupt flag indicating whether interrupt flags, representing interrupts caused by each of the resources included in each of the remaining core boards, are present is stored in association with each core board,*

*(claim 19) wherein if said extension interrupt flag demonstrates that interrupt flags are stored in the register included in any of the remaining core boards, said application block acquires the interrupt flags from the register in the remaining core board,*

Carmichael teaches, (claim 9) *a one-channel interrupt signal line* (Figure(s) 6A & 6B and Col. 16 line 61 “...its outstanding interrupt flag is set...” and lines 62-67 Col. 17 lines 1-10), *a request issued from the peripheral block to the center block* (Col. 15 lines 48-67 and Col. 16 lines 1-14 more specifically “a new I/O request generated by the CPU...”) and *after the interrupt signal is accepted, said interrupt signal line is inactivated* (Figure 6a and the descriptive text, when the interrupt flag is cleared the interrupt line is de-asserted), (claim 10) Col. 15 lines 48-55 which clearly teaches software running on a processor (a core) where the interrupt is terminated and further that the interrupt signal line is terminated, the same as the flag being cleared, see Figure(s) 6A and 6B, (claim 11) see Figures 6A and 6B and the descriptive text and Figure 6C specifically items #'s 604, 605 & 607 and the descriptive text more specifically Col. 15 lines 56-67 and Col. 16 lines 1-45 which clearly details the operation of servicing and then disabling an interrupt service request made by a peripheral (PCI device), (claim 12) the transfer of data between the computing facility and the peripheral block (Figure 1 and the descriptive text), as well as transferring the data using burst mode (Col. 6 lines 24-50 more specifically “...during buffer sized bursts of data...”) the non-burst mode is referred to as programmed I/O transfer which PCI bus master devices are capable of programmed during the initialization period, (claim 13) teaches the management and clearing or servicing of interrupts and the interrupt flags during the course of operation of a DMA bus master controller using scatter/gather DMA data transfer (Figure(s) 1, 6 and the descriptive text, more specifically Col. 6 lines 24-50 and Col. 15 lines 56-

67 and Col. 16 lines 1-45), (claim 14) Carmichael teaches or makes obvious, acquisition of interrupt flags and executing a process when those flags are acquired (Col. 16 lines 15-45 and Figure 6A, 6B, 6C and more specifically, "...element 662 is operable to set a flag indicating that channel 0 has an outstanding interrupt condition..."), (claim 15) Carmichael teaches or makes obvious, acquisition of interrupt flags and executing a process when those flags are acquired (Col. 16 lines 15-45 and Figure 6A, 6B, 6C and more specifically, "...element 662 is operable to set a flag indicating that channel 0 has an outstanding interrupt condition...") regarding the clearing of the flags see (Col. 16 lines 42-45 more specifically "...processing continues with element 668 to clear the flag indicating an outstanding interrupt is pending on channel 1..."), (claim 16) Carmichael teaches or makes obvious, the execution of a process *interrupt service routine* see Col. 15 lines 11-26 more specifically, "...complex interrupt handling software for the host processor..." regarding priority see Col. 16 lines 15-45 and Figure(s) 6A, 6B and 6C, (claim 17) Carmichael teaches the functional equivalent of storing flags in registers by instead storing PRD table entries that are used to obtain outstanding interrupt requests, see Figure 4 item #138 and the descriptive text and Figure(s) 6A, 6B, and 6C (claim 18) Carmichael teaches or makes obvious, the storing of interrupt flags in registers, it is noted by the examiner that modern Central Processing Units contain interrupt flag tables and further contain registers for storing interrupt vectors or pointers to interrupt service routines, these vector table are used when servicing the interrupts as disclosed in Carmichael, see Figure(s) 6A, 6B and 6C and the descriptive text, more specifically see Col. 15 lines 11-26 more specifically, "...complex interrupt handling software for the host processor..." regarding priority see Col. 16 lines 15-45, (claim 19) Carmichael teaches or makes obvious the clearing of all interrupt flags scatter/gather DMA as disclosed

requires that all blocks of data be transferred from the host PCI controller to memory and that an interrupt be periodically sent to signal that a transfer from memory or to memory has been completed. Once an interrupt has been serviced the system reacts to the next interrupt, see Figure 5B which describes that process, note item # 157 I/O device and I/O controller signal completion of channel 1 PRD table DMA transfers to processor" which then leads to item # 150 in Figure 6A which discloses, "I/O control device fetches next physical region descriptor entry from the channel 0 PRD table" which then continues to item # 668 "Clearing outstanding interrupt channel 1 flag" which means there is a queue of interrupt flags that are being serviced. Applicants' are merely claiming the mechanisms for storing pending interrupts and how a processor coupled to a PCI bus and devices services those interrupts.

Vasilko, Sample and Carmichael are analogous art because they are from the same problem solving area of PCI data buses in logic development systems.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to use the interrupt operational methods of Carmichael as modified by the PCI bus methods of Vasilko and Sample.

The suggestion for doing so would have been that these methods of servicing interrupts in PCI bus environments are well known in the art and the invention disclosed in Vasilko would not be able to function properly without these known in the art methods of servicing interrupts on a PCI bus, see Carmichael Col. 17 lines 4-10.

**5.1** Regarding independent claim 22, Vasilko as modified by Sample teaches all of the claimed limitations, as rejected above for independent claims 1 & 2 with the exception that it

fails to expressly disclose the specific implementation details, *wherein: when an interrupt factor occurs in any of said one or more devices, said application block reads or writes data in or from said one or more devices; and data whose processing speed is requested to be low is read or written all together during communication performed before or after action of said application block.*

However, Carmichael teaches or makes obvious processing an interrupt, which is functionally the same as an *interrupt factor* (Figure 6A, 6B and 6C and the descriptive text more specifically Col. 15 lines 11-26 more specifically, “...complex interrupt handling software for the host processor...”) and regarding *transferring of data, i.e. reading or writing data*, clearly Carmichael teaches, (Figure 4 and the descriptive text) regarding the limitation; *and data whose processing speed is requested to be low is read or written all together during communication performed before or after the action of said application facility*, PCI controllers will buffer the data as it arrives and store the contents into main memory, the processor regardless of speed, will then be able to process the data after the interrupt is produced by the PCI controller, the end result is that if the processor is executing at a lower speed the data will still be available afterward which is the functional equivalent of Applicants’ claimed slower processor.

As regards a motivation or suggestion for modifying the teachings of *Vasilko* with *Sample* and *Carmichael* see the discussion above.

**5.2** Regarding claim 23, *Vasilko* teaches all of the claimed limitations, as rejected above for independent claims 1 & 2 with the exception that it fails to expressly disclose the specific implementation details, *said microcomputer logic development method comprising: issuing an interrupt request from said core board to said motherboard over a one-channel interrupt signal*

*line contained in said PCI bus; accepting the interrupt request when said interrupt signal line is activated via said core board; and inactivating said interrupt signal line after the interrupt request is accepted.*

However, Carmichael teaches or makes obvious *said microcomputer logic development method comprising the steps of: issuing an interrupt request from said peripheral block to said center block over a one-channel interrupt signal line contained in said bus; accepting the interrupt request when said interrupt signal line is activated by means of said peripheral block; inactivating said interrupt signal line after the interrupt request is accepted.*

Carmichael teaches the functional equivalent of acquisition of interrupt flags and executing a process when those flags are acquired (Col. 16 lines 15-45 and Figure 6A, 6B, 6C and more specifically, "...element 662 is operable to set a flag indicating that channel 0 has an outstanding interrupt condition...") regarding the clearing of the flags see (Col. 16 lines 42-45 more specifically "...processing continues with element 668 to clear the flag indicating an outstanding interrupt is pending on channel 1...").

**5.3** Regarding claim 24 Vasilko as modified by Sample does not expressly disclose the specific implementation details further comprising the steps of: *after an interrupt request is accepted, acquiring interrupt flags from each of said one or more devices over said bus; and after the interrupt flags are acquired, clearing the interrupt flags from each of said one or more devices.*

However, Carmichael teaches, the functional equivalent of acquiring interrupt flags (Figure 6B item # 663 "set outstanding interrupt channel 1 flag"), and over a bus (Figure 1 item

# 32 and it is noted that Vasilko teaches a PCI bus) and clearing the interrupt flags at the completion of the processing (Figures 6A, 6B and 6C and the descriptive text).

**5.4** Regarding claim 29, Vasilko, clearly teaches *each of the plurality of facility boards includes a microcomputer and the method further comprises transferring data to and from the one or more devices via the microcomputer* (see Figure 2(a)).

6. Claims 20 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vasilko in view of Sample and in further view of U.S. Patent 5,908,455 to Parvahan.

Vasilko as modified by Sample teaches a logic development system as specified in claims 1-4 for the reasons above in that their combined teaching lacks,

*(claim 20) wherein: a plurality of core boards are included; the first core board alone includes a free-run timer; said first core board includes at least resources that act synchronously with the timer value of said free-run timer; and the remaining core boards include resources independent of said free-run timer,*

*(claim 21) the resources that act synchronously with the timer value of said free-run timer include a comparator and a capture unit; and the resources independent of said free-run timer include a pulse-width modulator (PWM), a communication unit, an A/D converter, and ports.*

However, Parvahan teaches, (claim 20) (Figure 9 “32 \*-BIT FREE RUNNING TIMER” see also the descriptive text more specifically Col. 4 lines 64-65 and Col. 11 lines 25-54), and (claim 21) Ports, capturing Port data and A/D/ converters as well as the functional equivalent of

a pulse width modulator (see Figures 4, 5 specifically items # 430 a,b,c,d & e and note that these devices are implemented on an FPGA, Figure 6 and further see Figure 7 which again teaches A/D converters and PLX PCI devices and Figure 8 for the same further see Col. 2 lines 20-47 and Col. 8 lines 16-36).

Vasilko and Sample and Parvarhan are analogous art because they both come from the embedded system art and logic development.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the FPGA embedded system methods of Vasilko and Sample with the automotive data collection methods of Parvarhan.

The motivation for doing so would have been to provide for high speed data analysis using high-speed channels, see Col. 4 lines 7-37 and further it should be observed that the use of the methods of Vasilko and Sample would greatly decrease the amount of time required to modify or design the system of Parvarhan.

### ***Conclusion***

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DWIN M. CRAIG whose telephone number is (571)272-3710. The examiner can normally be reached on 10:00 - 6:00 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul L. Rodriguez can be reached on (571) 272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dwin McTaggart Craig  
AU 2123

/Paul L Rodriguez/  
Supervisory Patent Examiner,  
Art Unit 2123